



GENERAL DESCRIPTION

The MEE4298HT is a N-Channel enhancement mode power field effect transistor, using Force-MOS patented Extended Trench Gate (ETG) technology. This advanced technology is especially tailored to minimize on state resistance and gate charge, and enhance avalanche capability. These devices are particularly suited for medium voltage application such as charger, adapter, notebook computer power management and other lighting dimming powered circuits, and low in-line power loss that are needed in a very small outline surface mount package.

PIN CONFIGURATION

(TO-220)

Top View



N-Channel MOSFET

FEATURES

- $R_{DS(ON)} \leq 8m\Omega @ V_{GS} = 10V$
- Super high density cell design for extremely low $R_{DS(ON)}$
- Exceptional on-resistance and maximum DC current capability

APPLICATIONS

- Power Management
- Synchronous Rectification
- Load Switch

Ordering Information: MEE4298HT (Pb-free)

Absolute Maximum Ratings ($T_A=25^\circ C$ Unless Otherwise Noted)

Parameter	Symbol	Maximum Ratings	Unit
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Continuous Drain Current*	I_D	86	A
		69	
		13	
		10	
Pulsed Drain Current*	I_{DM}	259	A
Maximum Power Dissipation*	P_D	125	W
		80	
		2.8	
		1.8	
Operating Junction and Storage Temperature Range	T_J, T_{stg}	-55 to 150	°C
Thermal Resistance-Junction to Case*	$R_{\theta JC}$	1.0	°C/W
Junction-to-Ambient Thermal Resistance*	$R_{\theta JA}$	45	

* The device mounted on 1in² FR4 board with 2 oz copper

* Chip silicon limitation current is 100A

DCC
正式發行

Electrical Characteristics ($T_A = 25^\circ C$ Unless Otherwise Specified)







Symbol	Parameter	Limit	Min	Typ	Max	Unit
STATIC						
BV_{DSS}	Drain-Source Breakdown Voltage	$V_{GS}=0V, I_D=250 \mu A$	100			V
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS}=V_{GS}, I_D=250 \mu A$	2		4	V
I_{GSS}	Gate Leakage Current	$V_{DS}=0V, V_{GS}=\pm 20V$			± 100	nA
I_{DSS}	Zero Gate Voltage Drain Current	$V_{DS}=100V, V_{GS}=0V$			1	μA
$R_{DS(ON)}$	Drain-Source On-State Resistance ^a	$V_{GS}=10V, I_D=20A$		6.7	8	$m\Omega$
V_{SD}	Diode Forward Voltage	$I_S=1A, V_{GS}=0V$			1	V
DYNAMIC						
Q_g	Total Gate Charge	$V_{DS}=50V, V_{GS}=10V, I_D=20A$		66.8		nC
Q_g	Total Gate Charge			35.2		
Q_{GS}	Gate-Source Charge	$V_{DS}=50V, V_{GS}=4.5V, I_D=20A$		12.6		
Q_{GD}	Gate-Drain Charge			14.1		
C_{iss}	Input capacitance			3729		pF
C_{oss}	Output Capacitance	$V_{DS}=30V, V_{GS}=0V, f=1.0MHz$		1130		
C_{rss}	Reverse Transfer Capacitance			64		
$t_{d(on)}$	Turn-On Delay Time			25.4		ns
t_r	Turn-On Rise Time	$V_{DS}=50V, R_L=2.5\Omega$		46.9		
$t_{d(off)}$	Turn-Off Delay Time	$V_{GS}=10V, R_G=6\Omega$		64.3		
t_f	Turn-Off Fall Time	$I_D=20A$		23.1		

Notes: a. Pulse test: pulse width $\leq 300\mu s$, duty cycle $\leq 2\%$, Guaranteed by design, not subject to production testing.





b. Force mos reserves the right to improve or change product design, functions, reliability, qualified manufacturer without notice.




Typical Characteristics ($T_J = 25^\circ\text{C}$ Noted)



Typical Characteristics (T_J =25°C Noted)



TO-220 Package Outline



SYMBOL	MILLIMETERS (mm)	
	MIN	MAX
A	3.50	4.90
A1	1.00	1.50
A2	2.00	3.00
b	0.60	1.40
c	0.30	0.70
D	14.00	16.50
D1	8.30	9.60
E	9.58	10.70
e	2.44	2.64
L	12.50	15.00
ØP	3.40	3.83
Q	2.50	3.25
b2	1.00	1.80
L1	2.40	3.50

DCC
正式發行